



Z86E04/E08 SL1866

CMOS Z8[®] OTP MICROCONTROLLER

FEATURES

Part Number	ROM (Kbytes)	RAM* (Bytes)	Speed (MHz)
Z86E08	2	125	12
Z86E04	1	125	8

* General-Purpose

- 18-Pin DIP and SOIC Packages
- 3.0- to 5.5-Volt @ 0°C to 70°C
- 14 Input / Output Lines
- Six Vectored, Prioritized Interrupts with Programmable Polarity
- Two Analog Comparators

- Program Options:
 - Low Noise
 - ROM Protect
 - Auto Latch
 - Watch-Dog Timer (WDT)
- Two Programmable 8-Bit Counter/Timers, Each with 6-Bit Programmable Prescaler
- WDT/ Power-On Reset (POR)
- On-Chip Oscillator that Accepts XTAL, Ceramic Resonance, LC, or External Clock
- Clock-Free WDT Reset
- Low-Power Consumption (50mw)
- Fast Instruction Pointer (1μs @ 12 MHz)

GENERAL DESCRIPTION

Zilog's Z86E04/E08 Microcontrollers (MCU) are One-Time Programmable (OTP) members of the Z8[®] single-chip microcontroller family which allow easy software development, debug, prototyping, and small production runs not economically desirable with masked ROM versions.

For applications demanding powerful I/O capabilities, the Z86E04/E08's dedicated input and output lines are grouped into three ports, and are configurable under software control to provide timing, status signals, or parallel I/O.


Two on-chip counter/timers, with a large number of user selectable modes, offload the system of administering real-time tasks such as counting/timing and I/O data communications.

Note: All Signals with a preceding front slash, "/", are active Low, e.g.: B/ /W (WORD is active Low); /B/W (BYTE is active Low, only).

Power connections follow conventional descriptions below:


Connection	Circuit	Device
Power Ground	V _{CC} GND	V _{DD} V _{SS}

GENERAL DESCRIPTION (Continued)




Functional Block Diagram

PIN DESCRIPTION




EPROM Mode

18-Pin EPROM Mode Configuration



Normal Mode


18-Pin Standard Mode Configuration



18-Pin SOIC Configuration

STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to GND. Positive current flows into the referenced pin (Test Load Diagram).



Test Load Diagram

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Min	Max	Units
V_{CC}	Supply Voltage*	-0.3	+7	V
T_{STG}	Storage Temp	-65	+150	°C
T_A	Oper Ambient Temp	†	†	°C

Notes:

* Voltages on all pins with respect to GND.

† See Ordering Information

Stress greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAPACITANCE

$T_A = 25^\circ\text{C}$, $V_{CC} = \text{GND} = 0\text{V}$, $f = 1.0 \text{ MHz}$, unmeasured pins to GND.

Parameter	Max
Input Capacitance	10 pF
Output Capacitance	20 pF
I/O Capacitance	25 pF

V_{CC} SPECIFICATION

3.0-V to 5.5-V @ 0°C to 70°C

PRODUCT RECOMMENDATIONS

Zilog recommends the following programming equipment for use with this One-Time Programmable product:

Device Type	Zilog Support Tool	Revision Level Software
Z86E08	Z86CCP00ZEM	3.0

Some non-Zilog programmers may have different programming waveforms, voltages and timings and not all programmers may meet the programming requirements of Zilog's One-Time Programmable products.

If difficulty is encountered in programming a Zilog OTP product, please contact your local Zilog sales office.

DC ELECTRICAL CHARACTERISTICS

Sym	Parameter	V _{CC} [4]	T _a = 0°C to +70°C		Typical @25°C	Units	Conditions	Notes
			Min	Max				
V _{GH}	Max Input Voltage	45V		12		V	I _{in} < 250µA	
		55V		12		V	I _{in} < 250µA	
	Clock Input High Voltage	45V	0.8V _{CC}	V _{CC} +0.3	2.8	V	Driven by External Clock Generator	
		55V	0.8V _{CC}	V _{CC} +0.3	2.8	V	Driven by External Clock Generator	
V _{CL}	Clock Input Low Voltage	45V	V _{SS} -0.3	0.2V _{CC}	1.7	V	Driven by External Clock Generator	
		55V	V _{SS} -0.3	0.2V _{CC}	1.7	V	Driven by External Clock Generator	
V _H	Input High Voltage	45V	0.7V _{CC}	V _{CC} +0.3	2.8	V		
		55V	0.7V _{CC}	V _{CC} +0.3	2.8	V		
V _L	Input Low Voltage	45V	V _{SS} -0.3	0.2V _{CC}	1.5	V		
		55V	V _{SS} -0.3	0.2V _{CC}	1.5	V		
V _{OH}	Output High Voltage	45V	V _{CC} -0.4		4.8	V	I _{OH} = -2.0mA	[5]
		55V	V _{CC} -0.4		4.8	V	I _{OH} = -2.0mA	[5]
		45V	V _{CC} -0.4		4.8	V	Low Noise @ I _{OH} = -0.5mA	
		55V	V _{CC} -0.4		4.8	V	Low Noise @ I _{OH} = -0.5mA	
V _{OL1}	Output Low Voltage	45V		0.4	0.1	V	I _{OL} = +4.0mA	[5]
		55V		0.4	0.1	V	I _{OL} = +4.0mA	[5]
		45V		0.4	0.1	V	Low Noise @ I _{OL} = 1.0mA	
		55V		0.4	0.1	V	Low Noise @ I _{OL} = 1.0mA	
V _{OL2}	Output Low Voltage	45V		1.0	0.8	V	I _{OL} = +12mA,	[5]
		55V		0.8	0.8	V	I _{OL} = +12mA,	[5]
V _{OHSET}	Comparator Input Offset Voltage	45V		25	10	mV		
		55V		25	10	mV		
V _{RST}	V _{CC} Low Voltage Auto Reset		2.6	2.8	3.0	V	@6MHz Max, Int. CLK Freq	
I _L	Input Leakage (Input Bias Current of Comparator)	45V	-1.0	1.0		µA	V _{IN} = 0V, V _{CC}	
		55V	-1.0	1.0		µA	V _{IN} = 0V, V _{CC}	
I _{CL}	Output Leakage	45V	-1.0	1.0		µA	V _{IN} = 0V, V _{CC}	
		55V	-1.0	1.0		µA	V _{IN} = 0V, V _{CC}	
V _{VCR}	Comparator Input Common Mode Voltage Range		0	V _{CC} -1.0		V		

DC ELECTRICAL CHARACTERISTICS (Continued)

Sym	Parameter	U _{CC} [4]	T _R =0°C to +70°C		Typical @25°C	Units	Conditions	Notes
			Min	Max				
I _{CC}	Supply Current	45V		11.0	6.8	nA	All Output and I/O Pins Floating @ 2MHz	[5]
		55V		11.0	6.8	nA	All Output and I/O Pins Floating @ 2MHz	[5]
		45V		15.0	8.2	nA	All Output and I/O Pins Floating @ 8MHz	[5]
		55V		15.0	8.2	nA	All Output and I/O Pins Floating @ 8MHz	[5]
		30V		20.0	12.0	nA	All Output and I/O Pins Floating @ 12MHz	[5,6]
		55V		20.0	12.0	nA	All Output and I/O Pins Floating @ 12MHz	[5,6]
I _{CC1}	Standby Current	30V		4.0	2.5	nA	HALT mode V _{IN} =0V, V _{CC} @2MHz	[5]
		55V		4.0	2.5	nA	HALT mode V _{IN} =0V, V _{CC} @2MHz	[5]
		30V		5.0	3.0	nA	HALT mode V _{IN} =0V, V _{CC} @8MHz	[5]
		55V		5.0	3.0	nA	HALT mode V _{IN} =0V, V _{CC} @8MHz	[5]
		30V		7.0	4.0	nA	HALT mode V _{IN} =0V, V _{CC} @12MHz	[5,6]
		55V		7.0	4.0	nA	HALT mode V _{IN} =0V, V _{CC} @12MHz	[5,6]
I _{CC}	Supply Current (Low Noise Mode)	30V		11.0	6.8	nA	All Output and I/O Pins Floating @ 1MHz	
		55V		11.0	6.8	nA	All Output and I/O Pins Floating @ 1MHz	
		30V		13.0	7.5	nA	All Output and I/O Pins Floating @ 2MHz	
		55V		13.0	7.5	nA	All Output and I/O Pins Floating @ 2MHz	
		30V		15.0	8.2	nA	All Output and I/O Pins Floating @ 4MHz	
		55V		15.0	8.2	nA	All Output and I/O Pins Floating @ 4MHz	


DC ELECTRICAL CHARACTERISTICS (Continued)

Sym	Parameter	V _{CC} [4]	T _a = 0°C to +70°C		Typical @25°C	Units	Conditions
			Min	Max			
I _{CC1}	Standby Current (Low Noise Mode)	4.5V		1.6	0.9	nA	HALTmode V _{IN} =0V, V _{CC} @1MHz
		5.5V		1.6	0.9	nA	HALTmode V _{IN} =0V, V _{CC} @1MHz
		4.5V		1.9	1	nA	HALTmode V _{IN} =0V, V _{CC} @2MHz
		5.5V		1.9	1	nA	HALTmode V _{IN} =0V, V _{CC} @2MHz
		4.5V		2.4	1.5	nA	HALTmode V _{IN} =0V, V _{CC} @4MHz
		5.5V		2.4	1.5	nA	HALTmode V _{IN} =0V, V _{CC} @4MHz
I _{CC2}	Standby Current	4.5V		10	1.0	µA	STOPmode V _{IN} =0V, V _{CC} WDT is not Running
		5.5V		10	1.0	µA	STOPmode V _{IN} =0V, V _{CC} WDT is not Running
I _{ALL}	Auto Latch Low Current	4.5V		32	16	µA	0V < V _{IN} < V _{CC}
		5.5V		32	16	µA	0V < V _{IN} < V _{CC}
I _{ALH}	Auto Latch High Current	4.5V		-25	-8.0	µA	0V < V _{IN} < V _{CC}
		5.5V		-25	-8.0	µA	0V < V _{IN} < V _{CC}

Notes:

- [1] Port 2 and Port 0 only.
- [2] V_{SS} = 0V = GND
- [3] The device operates down to V_{RST} of the specified frequency for V_{RST}. The minimum operational V_{CC} is determined on the value of the voltage V_{RST} at the ambient temperature. The V_{RST} increases as the temperature decreases.
- [4] V_{CC} = 3.0V to 5.5V, typical values measured at V_{CC} = 3.3V and V_{CC} = 5.0V.
- [5] Standard Mode (not Low EMI mode)
- [6] Z86E08 only.
- [7] CL1 = 100 pF, CL2 = 220 pF, RF = 30 kOhm

AC ELECTRICAL CHARACTERISTICS



AC Electrical Timing Diagram

AC ELECTRICAL CHARACTERISTICS

Timing Table (Standard Mode for SCLK/TCLK = XTAL/2)

No	Symbol	Parameter	U _{CC}	T _R =0°C to +70°C				Units	Notes
				8MHz(C04)		12MHz(C08)			
				Min	Max	Min	Max		
1	TpC	InputClockPeriod	45V	125	DC	83	DC	ns	[1]
			55V	125	DC	83	DC	ns	[1]
2	TtCTIC	ClockInputRise andFallTimes	45V		25		15	ns	[1]
			55V		25		15	ns	
3	TtC	InputClockWidth	45V	62		41			[1]
			55V	62		41		ns	[1]
4	TwtInL	TimerInputLowWidth	30V	70		70		ns	[1]
			55V	70		70		ns	[1]
5	TwtInH	TimerInputHighWidth	30V	5TpC		5TpC		[1]	
			55V	5TpC		5TpC		[1]	
6	TpTin	TimerInputPeriod	30V	8TpC		8TpC			[1]
			55V	8TpC		8TpC			[1]
7	TtTin, TfTin	TimerInputRise andFallTimer	30V		100		100	ns	[1]
			55V		100		100	ns	[1]
8	TwtL	Int.RequestInput LowTime	30V	70		70		ns	[1,2]
			55V	70		70		ns	[1,2]
9	TwtH	Int.RequestInput HighTime	30V	5TpC		5TpC			[1]
			55V	5TpC		5TpC			[1,2]
10	Twdt	Watch-DogTimer DelayTimeforTimeout	30V	12		12		ms	[1]
			55V	12		12		ms	[1]
11	Tpor	Power-OnResetTime	30V	12		12		ms	[1]
			55V	12		12		ms	[1]

Notes:

- [1] Timing Reference uses 0.7 V_{CC} for a logic 1 and 0.2 V_{CC} for a logic 0.
- [2] Interrupt request through Port 3 (P33-P31).

AC ELECTRICAL CHARACTERISTICS

Low Noise Mode

No	Symbol	Parameter	U _{CC}	T _R =0°C to +70°C				Units	Notes
				1MHz	4MHz	Min	Max		
1	TFC	InputClockPeriod	45V	1000	DC	250	DC	ns	[1]
			55V	1000	DC	250	DC	ns	[1]
2	TtC TfC	ClockInputRise andFallTimes	45V		25		25	ns	[1]
			55V		25		25	ns	[1]
3	T _v C	InputClockWidth	45V	500		125		ns	[1]
			55V	500		125		ns	[1]
4	T _w T _{inL}	TimerInputLowWidth	45V	70		70		ns	[1]
			55V	70		70		ns	[1]
5	T _w T _{inH}	TimerInputHighWidth	45V	2.5T _p C		2.5T _p C			[1]
			55V	2.5T _p C		2.5T _p C			[1]
6	T _p T _{in}	TimerInputPeriod	45V	4T _p C		4T _p C			[1]
			55V	4T _p C		4T _p C			[1]
7	T _r T _{in} , T _f T _{in}	TimerInputRise andFallTimer	45V		100		100	ns	[1]
			55V		100		100	ns	[1]
8	T _w L	Int.RequestInput LowTime	45V	70		70		ns	[1,2]
			55V	70		70		ns	[1,2]
9	T _w H	Int.RequestInput HighTime	45V	2.5T _p C		2.5T _p C			[1]
			55V	2.5T _p C		2.5T _p C			[1,2]
10	T _w d _t	Watch-DogTimer DelayTimeforTimeout	45V	12		12		ms	[1]
			55V	12		12		ms	[1]

Notes:

[1] Timing Reference uses 0.7 V_{CC} for a logic 1 and 0.2 V_{CC} for a logic 0.

[2] Interrupt request through Port 3 (P33-P31).

PRECAUTIONS

- 1) ROM Protect does not automatically enable the Low EMI Mode.

Low Margin:

Customer is advised that this product does not meet Zilog's internal guardbanded test policies for the specification requested and is supplied on an exception basis. Customer is cautioned that delivery may be uncertain and that, in addition to all other limitations on Zilog liability

stated on the front and back of the acknowledgement, Zilog makes no claim as to quality and reliability under the CPS. The product remains subject to standard warranty for replacement due to defects in materials and workmanship.

Pre-Characterization Product:

The product represented by this CPS is newly introduced and Zilog has not completed the full characterization of the product. The CPS states what Zilog knows about this product at this time, but additional features or non-conformance with some aspects of the CPS may be found,

either by Zilog or its customers in the course of further application and characterization work. In addition, Zilog cautions that delivery may be uncertain at times, due to start-up yield issues.

© 1996 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only. Zilog, Inc. makes no warranty, express, statutory, implied or by description, regarding the information set forth herein or regarding the freedom of the described devices from intellectual property infringement. Zilog, Inc. makes no warranty of merchantability or fitness for any purpose. Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document.

Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave.
Campbell, CA 95008-6600
Telephone (408) 370-8000
FAX 408 370-8056
Internet: <http://www.zilog.com>